In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate).
| Attributes | Values |
|---|---|
| rdfs:comment |
|
| foaf:depiction | |
| thumbnail | |
| is product of |