{ "items" : [
    { "id" : "http://dbpedia.org/resource/Logic_synthesis"
      "properties" : {
        "http://www.w3.org/2000/01/rdf-schema#comment" : [ "In electronics, logic synthesis is a process by which an abstract form of desired circuit behavior, typically at register transfer level (RTL), is turned into a design implementation in terms of logic gates, typically by a computer program called a synthesis tool. Common examples of this process include synthesis of HDLs, including VHDL and Verilog. Some synthesis tools generate bitstreams for programmable logic devices such as PALs or FPGAs, while others target the creation of ASICs." ] ,
        "http://www.w3.org/2000/01/rdf-schema#seeAlso" : [ "http://dbpedia.org/resource/Logic_optimization" ] ,
        "http://xmlns.com/foaf/0.1/depiction" : [ "http://commons.wikimedia.org/wiki/Special:FilePath/Baops.gif" ] ,
        "http://dbpedia.org/ontology/thumbnail" : [ "http://commons.wikimedia.org/wiki/Special:FilePath/Baops.gif?width=300"] } } }
